abstract iii list of tables list of figures list...

35
viii TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. ABSTRACT iii LIST OF TABLES xx LIST OF FIGURES xxiii LIST OF SYMBOLS AND ABBREVIATIONS xl 1 INTRODUCTION 1 1.1 GENERAL 1 1.2 POWER QUALITY IN ELECTRICAL SYSTEMS 4 1.3 HARMONIC DISTORTION 6 1.3.1 Harmonic Sources 9 1.3.2 Effects of Harmonics 10 1.3.3 Harmonic Distortion Indices and Standards 13 1.3.3.1 IEEE 519 standards 14 1.3.3.2 International electro technical commission standard IEC 61000- 3-2 15 1.4 HARMONIC MITIGATION TECHNIQUES 19 1.4.1 Passive Harmonic Filters 20

Upload: tranminh

Post on 09-Apr-2018

230 views

Category:

Documents


4 download

TRANSCRIPT

Page 1: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

viii

TABLE OF CONTENTS

CHAPTER NO. TITLE PAGE NO.

ABSTRACT iii

LIST OF TABLES xx

LIST OF FIGURES xxiii

LIST OF SYMBOLS AND

ABBREVIATIONS xl

1 INTRODUCTION 1

1.1 GENERAL 1

1.2 POWER QUALITY IN

ELECTRICAL SYSTEMS 4

1.3 HARMONIC DISTORTION 6

1.3.1 Harmonic Sources 9

1.3.2 Effects of Harmonics 10

1.3.3 Harmonic Distortion Indices

and Standards 13

1.3.3.1 IEEE 519 standards 14

1.3.3.2 International electro

technical commission

standard IEC

61000- 3-2 15

1.4 HARMONIC MITIGATION

TECHNIQUES 19

1.4.1 Passive Harmonic Filters 20

Page 2: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

ix

CHAPTER NO. TITLE PAGE NO.

1.4.2 Active Harmonic Filters 21

1.5 OBJECTIVE OF THE THESIS 24

1.6 ORGANIZATION OF THE THESIS 24

2 LITERATURE REVIEW 27

2.1 INTRODUCTION 27

2.2 DEVELOPMENT OF AN EXPERT

SYSTEM TO IDENTIFY AND

ESTIMATE HARMONICS

PRODUCED BY POWER

ELECTRONIC CONVERTERS 28

2.3 HARMONIC ELIMINATION OF

FULLY CONTROLLED AC –DC

CONVERTERS USING ARTIFICIAL

NEURAL NETWORKS 29

2.4 ANALYSIS AND SIMULATION OF

SHUNT ACTIVE POWER FILTER

USING CASCADED MULTILEVEL

INVERTER 31

2.5 SELECTIVE HARMONIC

ELIMINATION OF SINGLE PHASE

VOLTAGE SOURCE INVERTER

USING ALGEBRAIC HARMONIC

ELIMINATION APPROACH 32

2.6 SELECTIVE HARMONIC

ELIMINATION USING ARTIFICIAL

NEURAL NETWORKS 33

Page 3: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

x

CHAPTER NO. TITLE PAGE NO.

2.7 PERFORMANCE ANALYSIS OF

THREE LEVEL DIODE CLAMPED

INVERTER WITH TWO LEVEL

VOLTAGE SOURCE INVERTER 34

2.8 NEED FOR THE PRESENT STUDY 36

2.9 CONCLUSION 36

3 DEVELOPMENT OF AN EXPERT

SYSTEM TO IDENTIFY AND

ESTIMATE HARMONICS PRODUCED

BY POWER ELECTRONIC

CONVERTERS 37

3.1 INTRODUCTION 37

3.2 TOOLS FOR ANALYSING

HARMONICS 38

3.2.1 Fourier Series and Analysis 39

3.2.2 Fourier Transform (FT) 41

3.2.3 FFT Analysis of Harmonic

Waveform 41

3.3 FRACTAL ANALYSIS OF

HARMONIC WAVEFORM 43

3.4 DESIGN OF THE EXPERT SYSTEM

FOR IDENTIFICATION OF

HARMONICS 45

3.5 CREATING GRAPHICAL USER

INTERFACE 49

Page 4: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xi

CHAPTER NO. TITLE PAGE NO.

3.5.1 Graphical User Interface

Development Environment

(GUIDE) 50

3.5.2 Layout Editor 50

3.5.3 Running a Graphical User

Interface (GUI) 51

3.5.4 Development of Graphical User

Interface 52

3.6 TESTING OF THE EXPERT

SYSTEM, RESULTS AND

DISCUSSION 53

3.6.1 Single Phase Fully Controlled

Converter Feeding RL Load 53

3.6.2 Three Phase Fully Controlled

Converter Feeding Resistive

Load 57

3.6.3 Single Phase Voltage Source

Inverter Feeding Resistive Load 60

3.7 CONCLUSION 64

4 HARMONIC ELIMINATION OF FULLY

CONTROLLED AC –DC CONVERTERS

USING ARTIFICIAL NEURAL

NETWORKS 65

4.1 INTRODUCTION 65

4.2 PRINCIPLE OF THE SHUNT

ACTIVE POWER FILTER 67

Page 5: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xii

CHAPTER NO. TITLE PAGE NO.

4.3 HARMONIC ESTIMATION

TECHNIQUES 71

4.3.1 Discrete Fourier Transform

(DFT) 72

4.3.2 Harmonic Estimation Using

Kalman Filter 73

4.4 HARMONIC ESTIMATION USING

ARTIFICIAL NEURAL NETWORKS 73

4.4.1 ADAptive LInear NEuron

(ADALINE) 75

4.4.2 Adaline as Harmonic Estimator 78

4.5 THE PROPOSED ADALINE BASED

SHUNT ACTIVE POWER FILTER 79

4.6 SIMULATION RESULTS AND

DISCUSSION 80

4.6.1 ANN Based Shunt Active

Power Filter for Single Phase

Fully Controlled Converter 80

4.6.2 ANN Based Shunt Active

Power Filter for Three Phase

Fully Controlled Converter 91

4.7 CONCLUSION 96

5 ANALYSIS AND SIMULATION OF NEW SHUNT ACTIVE POWER FILTER

USING CASCADED MULTILEVEL

INVERTER 97

5.1 INTRODUCTION 97

Page 6: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xiii

CHAPTER NO. TITLE PAGE NO.

5.2 MULTILEVEL INVERTERS 98

5.2.1 Multilevel Concept 100

5.2.2 Diode-Clamped Multilevel

Inverter 102

5.2.3 Flying-Capacitors Multilevel

Inverter 105

5.2.4 Cascaded Multilevel Inverter 107

5.2.5 Comparisons of Multilevel

Inverters 110

5.3 MODELING AND SIMULATION OF

SHUNT ACTIVE POWER FILTER 112

5.3.1 Analysis and Modeling 113

5.3.2 AC Source and Nonlinear

Loads 113

5.3.2.1 Control scheme 115

5.3.2.2 Performance of shunt

active power filter 116

5.4 SYSTEM CONFIGURATION OF

NEW SHUNT ACTIVE POWER

FILTER USING THE PROPOSED

CASCADED MULTILEVEL

INVERTER 121

5.4.1 Analysis and Modeling of New

Shunt Active Power Filter 121

5.4.2 Voltage Control of Cascade

Inverter 123

5.4.3 Voltage Balancing Control 123

Page 7: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xiv

CHAPTER NO. TITLE PAGE NO.

5.4.4 Designing of the Required DC

Capacitance 130

5.4.5 Performance of the Proposed

New Shunt Active Power Filter 131

5.5 COMPARISON BETWEEN

CONVENTIONAL PWM

APPROACH AND THE PROPOSED

CASCADED MULTILEVEL

INVERTER APPROACH FOR

SHUNT ACTIVE POWER FILTER 135

5.6 CONCLUSION 137

6 SELECTIVE HARMONIC

ELIMINATION OF SINGLE PHASE

VOLTAGE SOURCE INVERTER USING

ALGEBRAIC HARMONIC

ELIMINATION APPROACH 139

6.1 INTRODUCTION 139

6.2 PRINCIPLES OF HARMONIC

ELIMINATION TECHNIQUE 141

6.3 ALGEBRAIC APPROACH FOR

SOLVING HARMONIC

ELIMINATION EQUATIONS 146

6.3.1 Harmonic Elimination

Equations 146

6.3.2 Solution by Numerical Methods 149

6.3.3 Initial Switching Angle

Generation 150

Page 8: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xv

CHAPTER NO. TITLE PAGE NO.

6.3.3.1 Cauchy problem

formulation 151

6.3.3.2 Lineraising by least

square approximation 155

6.3.4 Generation of Final Notching

Angles 157

6.3.4.1 Newton’s iterative

method 157

6.3.4.2 Gauss elimination

method 158

6.4 IMPLEMENTATION OF

COMPUTED PULSE WIDTH

MODULATION 161

6.4.1 Implementation in MATLAB

(SIMULINK) 162

6.4.2 Simulink Model Parameters 164

6.5 SIMULATION AND HARDWARE

RESULTS 167

6.5.1 Harmonic Analysis of Inverter

Circuit with Square Gate Pulse 173

6.5.2 Elimination of the First Two

Odd Harmonics 175

6.5.3 Elimination of the First Three

Odd Harmonics 178

6.5.4 Elimination of the First Four

Odd Harmonics 181

6.5.5 Elimination of the First Five

Odd Harmonics 184

Page 9: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xvi

CHAPTER NO. TITLE PAGE NO.

6.5.6 Elimination of the First Six Odd

Harmonics 186

6.5.7 Elimination of the First Seven

Odd Harmonics 188

6.5.8 Elimination of the First Eighth

Odd Harmonics 191

6.5.9 Variation in the Fundamental

Voltage for Different

Modulation Indexes 193

6.6 CONCLUSION 198

7 SELECTIVE HARMONIC

ELIMINATION USING ARTIFICIAL

NEURAL NETWORKS 199

7.1 INTRODUCTION 199

7.2 NEURAL APPROACH FOR

SELECTIVE HARMONIC

ELIMINATION 201

7.2.1 Feed Forward Network 202

7.2.2 Steps Involved in Back

Propagation Training 204

7.2.3 Computation of Neuronal

Signals 205

7.2.4 Computation of Errors 206

7.2.5 Updation of Weights 206

Page 10: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xvii

CHAPTER NO. TITLE PAGE NO.

7.3 DIRECT SUPERVISED TRAINING

FOR SELECTIVE HARMONIC

ELIMINATION 206

7.3.1 Network Training for Selective

Harmonic Elimination 208

7.4 SIMULATION AND HARDWARE

RESULTS 211

7.4.1 Elimination of the First Two

Odd Harmonics 211

7.4.2 Elimination of the First Three

Odd Harmonics 214

7.4.3 Elimination of the First Four

Odd Harmonics 217

7.4.4 Elimination of the First Five

Odd Harmonics 220

7.4.5 Elimination of the First Six Odd

Harmonics 223

7.4.6 Elimination of the First Seven

Odd Harmonics 226

7.4.7 Elimination of the First Eighth

Odd Harmonics 229

7.4.8 Variation in the Fundamental

Voltage for Different

Modulation Indexes 232

7.5 CONCLUSION 237

Page 11: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xviii

CHAPTER NO. TITLE PAGE NO.

8. PERFORMANCE ANALYSIS OF THREE

LEVEL DIODE CLAMPED INVERTER

WITH TWO LEVEL VOLTAGE

SOURCE INVERTER 239

8.1 INTRODUCTION 239

8.2 TWO LEVEL PULSE WIDTH

MODULATED INVERTER 240

8.2.1 Simulation of Two Level PWM

Three Phase Inverter 242

8.2.2 Hardware Model of Two Level

Inverter 244

8.3 THREE LEVEL DIODE CLAMPED

MULTI LEVEL INVERTER 246

8.3.1 Simulation of Three Phase

Three Level Diode Clamped

Inverter 250

8.3.2 Hardware Implementation of

Three Phase Three Level Diode

Clamped Inverter 259

8.4 COMPARISON OF TWO LEVEL

AND THREE LEVEL DIODE

CLAMPED INVERTER 266

8.5 CONCLUSION 267

Page 12: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xix

CHAPTER NO. TITLE PAGE NO.

9. CONCLUSION 269

9.1 DEVELOPMENT OF AN EXPERT

SYSTEM TO IDENTIFY AND

ESTIMATE HARMONICS

PRODUCED BY POWER

ELECTRONIC CONVERTERS 269

9.2 HARMONIC ELIMINATION OF

SUPPLY CURRENT IN AC-DC

CONVERTERS 270

9.3 SELECTIVE HARMONIC

ELIMINATION IN SINGLE PHASE

VOLTAGE SOURCE INVERTERS 271

9.4 PERFORMANCE ANALYSIS OF

THREE LEVEL DIODE CLAMPED

INVERTER WITH TWO LEVEL

VOLTAGE SOURCE INVERTER 272

REFERENCES 273

LIST OF PUBLICATIONS 285

VITAE 290

Page 13: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xx

LIST OF TABLES

TABLE NO. TITLE PAGE NO.

1.1 Categorization of power system

electromagnetic phenomena for various power

quality disturbances 7

1.2 Harmonic voltage distortion limits in % at

PCC 14

1.3 Harmonic current distortion limits (In) in % of

load current (IL) 16

1.4 IEC 61000-3-2 harmonic current limits,

Class A and certain Class C 18

1.5 IEC 61000-3-2 harmonic current limits,

certain Class C 18

1.6 IEC 61000-3-2 harmonic current limits,

Class D and certain Class C 19

3.1 Comparative results of harmonic levels in

single phase fully controlled converter for a

firing an o 56

3.2 Comparison of performance parameters of

single phase fully controlled converter 56

3.3 Comparative results of harmonic levels in

three phase fully controlled converter for a o 59

3.4 Comparison of performance parameters of

three phase fully controlled converter 60

3.5 Comparative results of individual harmonic

levels of single phase voltage source inverter 63

Page 14: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxi

TABLE NO. TITLE PAGE NO.

4.1 Comparative analysis of % harmonic

distortion with the proposed ANN based shunt

active power filter (For fi o) 83

4.2 Comparative analysis of % harmonic

distortion with the proposed ANN based shunt o) 85

4.3 Comparative analysis of % harmonic

distortion with the proposed ANN based shunt

active power fi o) 87

4.4 Comparative analysis of % harmonic

distortion with the proposed ANN based shunt

active power filter for combined half

controlled and fully controlled converter 90

4.5 Comparative analysis of % harmonic

distortion with the proposed ANN based shunt o) 95

4.6 Comparative analysis of % harmonic

distortion with the proposed ANN based shunt o) 95

4.7 Comparison of total harmonic distortion for

different firing angles 96

5.1 Comparison of multilevel inverters 111

5.2 Switching sequences of a single phase leg of

three-phase 11-level cascaded-inverter 129

5.3 Comparative analysis of % harmonic

distortion of source voltage between the

conventional PWM approach and the proposed

approach 135

Page 15: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxii

TABLE NO. TITLE PAGE NO.

5.4 Comparative analysis of % harmonic

distortion of line current between the

conventional PWM approach and the proposed

approach 136

5.5 Comparison of performance parameters

between PWM based inverter and proposed

cascaded multilevel inverter approach for the

shunt active power filter 137

6.1 Sequence to obtain the desired PWM

waveform (N=3) 165

6.2 Sequence for the Quasi-triangular wave 166

6.3 Harmonic analysis of single phase square

pulse triggered inverter circuit 175

7.1 Number of neurons in each layer of the

network for N=3 208

7.2 Magnitude of the fundamental RMS voltage

For N=5 with 0.1<M<1.0 232

8.1 Valid switching states for three-phase VSI. 241

8.2 Comparative analysis of % harmonic

distortion of output voltage waveform in both

hardware and simulated results 246

8.3 States of the switches for one leg of inverter 261

8.4 Comparative analysis of % harmonic

distortion of output voltage waveform for both

simulated and hardware results 265

8.5 Comparative analysis of % harmonic

distortion in two level and three level inverter 267

Page 16: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxiii

LIST OF FIGURES

FIGURE NO. TITLE PAGE NO.

1.1 Basic configuration of a typical shunt active

power filter 22

1.2 Harmonic voltage compensator 23

3.1 Structure of the expert system for

identification of harmonics in non linear loads 46

3.2 Attribute extraction module 47

3.3 Graphical User Interface Development

Environments (GUIDE) quick start 50

3.4 Layout editor-control panel 51

3.5 The developed expert system output model 53

3.6 Simulink model for the single phase fully

controlled converter 54

3.7 Results of the developed graphical user

interface for single phase fully controlled

converter 54

3.8 Hardware test setup of single phase fully

controlled converter 55

3.9 Supply current waveform of single phase

fully controlled converter 55

3.10 Harmonic spectrum of supply current of

single phase fully controlled converter 55

3.11 Simulink model for the three phase fully

controlled converter 57

Page 17: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxiv

FIGURE NO. TITLE PAGE NO.

3.12 Results of the developed graphical user

interface for three phase fully controlled

converter 58

3.13 Hardware test setup of three phase fully

controlled converter 58

3.14 Supply current waveform of the three fully

controll o) 59

3.15 Simulink model for the single phase voltage

source inverter 61

3.16 Hardware test setup for the single phase

voltage source inverter 61

3.17 Results of the developed graphical user

interface for single phase voltage source

inverter 62

3.18 Output voltage waveform of the single phase

voltage source inverter 62

3.19 Harmonic spectrum of the output voltage

waveform of the single phase voltage source

inverter 63

4.1 Generalized block diagram for active power

filters 69

4.2 (a) Single-phase and three-phase current-

source converter (CSC), (b) Single-phase and

three-phase voltage-source converter (VSC) 70

4.3 Harmonic estimation techniques 71

4.4 Structure of the Adaptive Linear Neuron

(ADALINE) 76

Page 18: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxv

FIGURE NO. TITLE PAGE NO.

4.5 Proposed current ADALINE network 79

4.6 Block diagram of the proposed scheme 80

4.7 Simulated diagram of proposed ANN based

shunt active filter connected for single phase

fully controlled converter 81

4.8 Block diagram of the control unit for single

phase fully controlled converter 81

4.9 Supply current, load current and filter current

waveforms of the converter (with filter for a

firing angle of 18o) 82

4.10 Harmonic spectrum of the supply (Load)

current (without filter for the firing angle of

18o) 82

4.11 Harmonic spectrum of the supply current

(with filter for the firing angle of 18o) 83

4.12 Supply current, load current and filter current

waveforms of the converter (with filter for a

firing angle of 36o) 84

4.13 Harmonic spectrum of the supply (Load)

current (without filter for the firing angle of

36o) 84

4.14 Harmonic spectrum of the supply current

(with filter for the firing angle of 36o) 85

4.15 Supply current, Load current and filter

current waveforms of the converter (with

filter for a firing angle of 54o) 86

Page 19: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxvi

FIGURE NO. TITLE PAGE NO.

4.16 Harmonic spectrum of the supply (Load)

current (without filter for the firing angle of

54o) 86

4.17 Harmonic spectrum of the supply current

(with filter for the firing angle of 54o) 87

4.18 Supply current, load current and filter current

waveforms of the parallel combination of half

controlled and fully controlled converter 88

4.19 Harmonic spectrum of the supply (Load)

current of half controlled converter (without

filter for the firing angle of 36o) 89

4.20 Harmonic spectrum of the supply (Load)

current of fully controlled converter (without

filter for the firing angle of 18o) 89

4.21 Harmonic spectrum of the total load current

(without filter) 89

4.22 Harmonic spectrum of the total supply current

(with filter) 90

4.23 Simulated circuit diagram of proposed ANN

based shunt active filter connected for single

phase fully controlled converter 91

4.24 Block diagram of the control unit for three

phase fully controlled converter 92

4.25 Supply current, load current and filter current

waveform of ANN based shunt active power o) 92

Page 20: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxvii

FIGURE NO. TITLE PAGE NO.

4.26 Supply current, load current and filter current

waveform of ANN based shunt active power 0) 93

4.27 Harmonic spectrum for the supply current

(without filter for firin o) 93

4.28 Harmonic spectrum for the supply current o) 94

4.29 Harmonic spectrum for the supply current o) 94

4.30 Harmonic spectrum for the supply current

(with filt o) 94

5.1 Three-phase multilevel inverter power

processing system 100

5.2 Schematic of single pole of multilevel

inverter by switch 101

5.3 Typical output voltage of five-level

multilevel inverter 101

5.4 Diode clamped multilevel inverter circuit

topologies (a) Three level (b) Five level 103

5.5 Flying capacitors multilevel inverter circuit

topologies (a) Three level (b) Five level 105

5.6 (a) Basic structure of the cascaded-inverters

with SDC’s, (b) Synthesized phase voltage

waveform of an 11-level cascaded-inverter. 109

5.7 A three-phase Y-configured 11-level

cascaded-Inverter 110

Page 21: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxviii

FIGURE NO. TITLE PAGE NO.

5.8 The basic building block of a three-phase

conventional shunt active power filter 112

5.9 Simulink block set for a shunt active power

filter using three-phase NPC-PWM Inverter 114

5.10 Control block set of PWM generator for NPC

inverter 115

5.11 Internal simulink block set of both

measurement and monitoring systems 118

5.12 Simulated waveforms on input source side

(ac supply voltage, ac line current, active and

reactive power) 119

5.13 Simulated waveforms on shunt active power

filter output side (ac filter voltage, ac filter

current, active and reactive power) 119

5.14 Harmonics spectrum of source voltage (Van) 120

5.15 Harmonics spectrum of line current (Ia) 120

5.16 Single line diagram of power distribution

system with proposed new shunt active power

filter 122

5.17 Control block diagram of shunt active power

filter 122

5.18 Simulink model of new shunt active power

filter using 11-level cascaded-inverter 124

5.19 Waveforms of the 11-level cascade inverter

for harmonic filtering 125

5.20 Control diagram of a 3-phase 11-level

cascaded-inverter 127

Page 22: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxix

FIGURE NO. TITLE PAGE NO.

5.21 Simulink block set of control circuit 127

5.22 Simulink block set for gate pulse generator of

single-phase 11-level cascaded-inverter 128

5.23 Simulated output waveform of input source

side (ac supply voltage, ac line current, active

and reactive power) 132

5.24 Simulated output waveform of shunt active

power filter side (ac filter voltage, ac filter

current, active and reactive power) 132

5.25 Harmonic spectrum of source voltage (Van) 133

5.26 Harmonic spectrum of line current (Ia) 133

5.27 Simulink block set for complete measurement

and monitoring systems 134

6.1 Generalized output waveform of the single

phase inverter (magnitude normalized) 142

6.2 An exemplary PWM waveform for N=3 147

6.3 Bipolar output waveform corresponding to

the pulse of Figure 6.1 148

6.4 Trajectories for least square approximation

(for N=3) 153

6.5 Trajectories for least square approximation

(N=4 to 9) 154

6.6 Effectiveness (Rate of convergence) of

Newton’s method 161

6.7 Flow chart for the mathematical analysis 163

6.8 Simulink representation of the CPWM

approach 163

Page 23: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxx

FIGURE NO. TITLE PAGE NO.

6.9 Output PWM Versus Time period for CPWM

approach 164

6.10 Block parameters of ‘Repeated sequence

interpolated’ block 167

6.11 Model properties window for the computed

PWM model 167

6.12 Simulink model of a single phase voltage

source inverter 168

6.13 Block diagram of the microcontroller based

single phase inverter model 169

6.14 Power circuit diagram of the inverter model 170

6.15 Microcontroller based implementation of

computed PWM technique 170

6.16 Driver circuit for the inverter 171

6.17 Components of the hardware model 172

6.18 Complete test setup of the hardware model 172

6.19 Switching waveforms and output voltage

waveforms 173

6.20 Harmonic analysis of pulse triggered single

phase inverter 173

6.21 Output voltage of the hardware model with

square gate pulse 174

6.22 Harmonic spectrum of the hardware model

with square gate pulse 174

6.23 Switching waveforms and output voltage

waveforms for N=3 176

Page 24: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxi

FIGURE NO. TITLE PAGE NO.

6.24 Harmonic spectrum of the output voltage

(for N=3) 177

6.25 Switching waveforms and output voltage

waveforms of the hardware model for N=3 177

6.26 Harmonic Spectrum of the Output Voltage of

the hardware model (N=3) 177

6.27 Comparative results of % harmonic distortion

(N=3) 178

6.28 Switching waveforms and output voltage

waveforms for N=4 179

6.29 Harmonic spectrum of the output voltage

(for N=4) 179

6.30 Switching waveforms and output voltage

waveforms of the hardware model for N=4 180

6.31 Harmonic spectrum of the Output Voltage of

the hardware model (N=4) 180

6.32 Comparative results of % harmonic distortion

(N=4) 181

6.33 Switching waveforms and output voltage

waveforms for N=5 182

6.34 Harmonic spectrum of the output voltage

(for N=5) 182

6.35 Switching waveforms and output voltage

waveforms of the hardware model for N=5 183

6.36 Harmonic spectrum of the output voltage of

the hardware model (for N=5) 183

Page 25: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxii

FIGURE NO. TITLE PAGE NO.

6.37 Comparative results of % harmonic distortion

(for N=5) 183

6.38 Switching waveforms and output voltage

waveforms for N=6 184

6.39 Harmonic spectrum of the output voltage

(for N=6) 185

6.40 Switching waveforms and output voltage

waveforms of the hardware model for N=6 185

6.41 Harmonic spectrum of the output voltage of

the hardware model (N=6) 185

6.42 Comparative results of % harmonic distortion

(N=6) 186

6.43 Switching waveforms and output voltage

waveforms for N=7 187

6.44 Harmonic spectrum of the output voltage

(for N=7) 187

6.45 Switching waveforms and output voltage

waveforms of the hardware model for N=7 187

6.46 Harmonic spectrum of the output voltage of

the hardware model (N=7) 188

6.47 Comparative results of % harmonic distortion

(N=7) 188

6.48 Switching waveforms and output voltage

waveforms for N=8 189

6.49 Harmonic spectrum of the output voltage

(for N=8) 189

Page 26: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxiii

FIGURE NO. TITLE PAGE NO.

6.50 Switching waveforms and output voltage

waveforms of the hardware model for N=8 190

6.51 Harmonic spectrum of the output voltage of

the hardware model (N=8) 190

6.52 Comparative results of % harmonic distortion

(N=8) 190

6.53 Switching waveforms and output voltage

waveforms for N=9 191

6.54 Harmonic spectrum of the output voltage

(for N=9) 192

6.55 Switching waveforms and output voltage

waveforms of the hardware model for N=9 192

6.56 Harmonic spectrum of the output voltage of

the hardware model (N=9) 192

6.57 Comparative results of % harmonic distortion

(N=9) 193

6.58 Harmonic spectrum with the variation in

fundamental RMS voltage for N=3 with

0.1<M<1(Simulation) 195

6.59 Harmonic spectrum with the variation in

fundamental RMS voltage for N=3 with

0.1<M<1(Hardware model) 197

6.60 Comparison of simulation and hardware

results 197

7.1 Basic structure of a multi layer feed forward

neural network 203

Page 27: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxiv

FIGURE NO. TITLE PAGE NO.

7.2 Direct supervised training of ANN for

selective harmonic elimination 207

7.3 Training network architecture for N=3 208

7.4 Flowchart of the training process 210

7.5 Graph between error (e) and number of

epochs 211

7.6 Switching waveforms and output voltage

waveforms for N=3 213

7.7. Harmonic spectrum of the output voltage

(for N=3) 213

7.8 Switching waveforms and output voltage

waveforms of the hardware model for N=3 213

7.9 Harmonic spectrum of the output voltage of

the hardware model (N=3) 214

7.10 Comparative results of % harmonic distortion

(N=3) 214

7.11 Switching waveforms and output voltage

waveforms for N=4 216

7.12 Harmonic spectrum of the output voltage

(for N=4) 216

7.13 Switching waveforms and output voltage

waveforms of the hardware model for N=4 216

7.14 Harmonic spectrum of the output voltage of

the hardware model (N=4) 217

7.15 Comparative results of % harmonic distortion

(N=4) 217

Page 28: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxv

FIGURE NO. TITLE PAGE NO.

7.16 Switching waveforms and output voltage

waveforms for N=5 219

7.17 Harmonic spectrum of the output voltage

(for N=5) 219

7.18 Switching waveforms and output voltage

waveforms of the hardware model for N=5 219

7.19 Harmonic spectrum of the output voltage of

the hardware model (N=5) 220

7.20 Comparative results of % harmonic distortion

(N=5) 220

7.21 Switching waveforms and output voltage

waveforms for N=6 221

7.22 Harmonic spectrum of the output voltage

(for N=6) 222

7.23 Switching waveforms and output voltage

waveforms of the hardware model for N=6 222

7.24 Harmonic spectrum of the output voltage of

the hardware model (N=6) 222

7.25 Comparative results of % harmonic distortion

(N=6) 223

7.26 Switching waveforms and output voltage

waveforms for N=7 224

7.27 Harmonic spectrum of the output voltage

(for N=7) 225

7.28 Switching waveforms and output voltage

waveforms of the hardware model for N=7 225

Page 29: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxvi

FIGURE NO. TITLE PAGE NO.

7.29 Harmonic spectrum of the output voltage of

the hardware model (N=7) 225

7.30 Comparative results of % harmonic distortion

(N=7) 226

7.31 Switching waveforms and output voltage

waveforms for N=8 227

7.32 Harmonic spectrum of the output voltage

(for N=8) 227

7.33 Switching waveforms and output voltage

waveforms of the hardware model for N=8 228

7.34 Harmonic spectrum of the output voltage of

the hardware model (N=8) 228

7.35 Comparative results of % harmonic distortion

(N=8) 228

7.36 Switching waveforms and output voltage

waveforms for N=9 230

7.37 Harmonic spectrum of the output voltage

(for N=9) 230

7.38 Switching waveforms and output voltage

waveforms of the hardware model for N=9 231

7.39 Harmonic spectrum of the output voltage of

the hardware model (N=9) 231

7.40 Comparative results of % harmonic distortion

(N=9) 231

7.41 Harmonic spectrum with the variation in

fundamental RMS voltage for N=5 with

0.1<M<1(Simulation) 234

Page 30: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxvii

FIGURE NO. TITLE PAGE NO.

7.42 Harmonic spectrum with the variation in

fundamental RMS voltage for N=5 with

0.1<M<1(Hardware Model) 236

7.43 Comparative results of fundamental RMS

voltage 237

7.44 Comparison of the computation time of

Algebraic and ANN approach 238

8.1 Three-phase voltage source inverter 241

8.2 PSpice model of three-phase two level

inverter 242

8.3 Output line voltage waveforms for three-

phase two level inverter 243

8.4 Harmonic spectrum for three-phase two level

inverter 244

8.5 Hardware test setup of two level inverter 244

8.6 Output line-line voltage waveforms of two

level inverter 245

8.7 Harmonic spectrum of the line – line voltage

waveforms of two level inverter 245

8.8 Percentage harmonic distortion of individual

harmonic levels 245

8.9 Power circuit of three phase three-level diode

clamped inverter 248

8.10 PWM signals for switching devices of R

phase 249

8.11 Line – Line voltage waveform 250

Page 31: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxviii

FIGURE NO. TITLE PAGE NO.

8.12 PSpice simulation of three-phase three level

diode clamped inverter 251

8.13 Control circuits for R-phase 252

8.14 PSpice simulation results of PWM signals for

R-phase 253

8.15 Control circuits for Y-phase 254

8.16 PSpice simulation results of PWM signals for

Y-phase 255

8.17 Control circuits for B-phase 256

8.18 PSpice simulation results of PWM signals for

B-phase 257

8.19 Output phase-neutral voltage of three level

diode clamped inverter 258

8.20 Output line-line voltage of three level diode

clamped inverter 258

8.21 Harmonic spectrum for output voltage of

three level diode clamped inverter 259

8.22 Hardware description of three level diode

clamped inverter 260

8.23 Three-phase three level diode clamped

inverter for one leg 261

8.24 Hardware model for three-phase three level

diode clamped inverter 262

8.25 Test setup for hardware model of three level

diode clamped inverter 262

8.26 Hardware PWM pulse – R-phase 263

8.27 Hardware PWM pulse – Y-phase 263

Page 32: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xxxix

FIGURE NO. TITLE PAGE NO.

8.28 Hardware PWM pulse – B-phase 263

8.29 Output line-line voltage of the three level

diode clamped inverter 264

8.30 Harmonic spectrum of line-line voltage 264

8.31 Percentage harmonic distortion of individual

harmonic levels 264

Page 33: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xl

LIST OF SYMBOLS AND ABBREVIATIONS

ADALINE - ADAptive Linear NEuron

AF - Active Filter

AI - Artificial Intelligence

ANN - Artificial Neural Network

APF - Active Power Filter

BPA - Back Propagation Algorithm

CAGR - Compound Annual Growth Rate

CPWM - Computed Pulse Width Modulation

Cs - Snubber Capacitance

CSC - Current Source Converter

CSI - Current Source Inverter

DFT - Discrete Fourier Transform

Dk - Desired output

DSP - Digital Signal Processor

Ek - Error in the output

EMC - Electro Magnetic Compatibility

EMI - Electro Magnetic Interference

EPRI - Electric Power Research Institute

FFT - Fast Fourier Transform

FPGA - Field Programmable Gate Array

FT - Fourier Transform

GTO - Gate Turn off Thyristor

GUI - Graphical User Interface

GUIDE - Graphical User Interface Development

Environment

Page 34: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xli

HAES - Harmonic Analysis Expert System

HF - Harmonic Distortion Factor

I1 - Fundamental Component of Current

Iaf - Active Filter Current

Ic* - Load Reactive Current component

IEC - International Electro Technical Commission

IEEE - Institute of Electrical and Electronics Engineers

Ifabc - Three phase filter current

IGBT - Insulated Gate Bipolar Transistor

IL - Maximum RMS demand load current

In - RMS magnitude of an individual harmonic

current component

Is - Source Current

Isc - Short Circuit Current

KF - Kalman Filter

KI - Integral Gain

KP - Proportional Gain

LMS - Least Mean Square

Ml - RMS value of the fundamental component

Mn - RMS value of the nth harmonic component

MOSFET- Metal Oxide Semiconductor Field Effect

Transistor

MPC - Multipoint clamped

NPC - Neutral Point Clamped Inverter

OEM - Organization of Electrical Manufacturers

PCC - Point of Common Coupling

PI - Proportional plus Integral

PIC - Programmable Interface Controller

PLL - Phase Locked Loop

Page 35: ABSTRACT iii LIST OF TABLES LIST OF FIGURES LIST ...shodhganga.inflibnet.ac.in/bitstream/10603/27179/5/05...3.6.1 Single Phase Fully Controlled Converter Feeding RL Load 53 3.6.2 Three

xlii

PPWM - Programmed Pulse Width Modulation

PQ - Power Quality

PWM - Pulse Width Modulation

Rs - Snubber Resistance

Sc* - Power Rating of the capacitor

SCC - Standards Coordination Committee

SHE - Selective Harmonic Elimination

Sn - Apparent Power

SPC - Static Power Converters

STATCON - Static Condenser

SVC - Static var Condensers

SVG - Static var Generator

TDD - Total Demand Distortion

THD - Total Harmonic Distortion

Vfabc - Three phase filter output voltage

Vc* - Voltage Amplitude Reference

VCO - Voltage Controlled Oscillator

Vn - Nominal Voltage

VSC - Voltage Source Converter

VSI - Voltage Source Inverter

Wihk+1 - Input to hidden layer weights

Whjk+1 - Hidden to output layer weights

- Momentum value

- Mean square error

- Learning rate *c - Phase Reference