a load balanced switch with an arbitrary number of linecards
DESCRIPTION
A Load Balanced Switch with an Arbitrary Number of Linecards. I.Keslassy, S.T.Chuang, N.McKeown ( CSL, Stanford University ). Comp 629, Rice University - Presented by Animesh Nandi. Some slides adapted from authors. Motivation. Internet traffic growth -> Need for faster routers Approaches - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/1.jpg)
A Load Balanced Switch with an Arbitrary Number of
LinecardsI.Keslassy, S.T.Chuang, N.McKeown
( CSL, Stanford University )
Some slides adapted from authors
Comp 629, Rice University - Presented by Animesh Nandi
![Page 2: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/2.jpg)
Motivation Internet traffic growth -> Need for faster routers Approaches1) Single stage Crossbar switch with central
scheduler : Scheduler bottlenecks in memory speed & power dissipation
2) Distributed Multistage switching fabrics : unpredictable throughput 3) Need for architecture that is scalable in terms
of memory speed, power requirements and which has predictable throughput.
![Page 3: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/3.jpg)
Load Balanced Router Architecture
![Page 4: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/4.jpg)
Simple Crossbar Switch
Outputs12
N
Even if arrival is uniform, 100 % throughput not achieved
![Page 5: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/5.jpg)
Fixed Equal-rate switch using multiple VOQs per input
Guarantees 100% throughput if arrival is uniform
![Page 6: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/6.jpg)
Load Balancing Switch at Front End
![Page 7: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/7.jpg)
Three Stages in single Linecard
![Page 8: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/8.jpg)
Using Optics for Switching
![Page 9: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/9.jpg)
Guaranteeing 100% throughput and preventing
packet missequencingN FIFO queues
Load Balan-cing
Equi- rate switching
![Page 10: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/10.jpg)
Handling Linecard Failures
R
R
VOQ
VOQ
VOQ
VOQ
Required Switching rate = R/2, instead of R/N
R
R
1
2
N
1
2
N
Desired switching rate could becoming arbitrarily high, resulting inLack of intermediate paths between end-to-end linecards
![Page 11: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/11.jpg)
Hybrid Architecture
![Page 12: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/12.jpg)
Number of MEMS SwitchesLinecard 1
Linecard 2
Linecard 3
Crossbar
Crossbar
Crossbar
Crossbar
Linecard 1
Linecard 2
Linecard 3
4R/3
2R/32R/3
R/3
Linecard 1
Linecard 2
Linecard 3
Crossbar
Crossbar
Crossbar
Crossbar
Linecard 1
Linecard 2
Linecard 3
StaticMEMS
2R/32R/3
2R/3
R/3
2R/3
R
R
R
R
R
R
R
R
R
R
R
R
L1 = 2
L2 = 1
N = Σ Li = 3
![Page 13: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/13.jpg)
Number of MEMS needed between a pair of groups
Li: number of linecards in group i, 1 ≤ i ≤ G. Group i needs to send to group j:
G
iL1i
ji N where),
NL
R)( (L
Assume each group can send upto R to each MEMS. Number of MEMS needed between groups i and j:
NLL
R1)
NL
R)( (LA jijiij
![Page 14: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/14.jpg)
Number of MEMS needed for a schedule
The number of MEMS needed for group i to send to group j is Aij
The total number of MEMS needed for group i is the sum of the Aij’s
G
1ji
jiG
1j
jiG
1jij GL1
NLL
NLL
Aα
)max(LL where1,GLα iThe maximum number of MEMS needed =
![Page 15: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/15.jpg)
Finding a schedule within a frame on N time slots
Time slots
LinecardsN = 7
L1 = 3
L2 = 2
L3 = 2
Switch configuration at time-slot 1
![Page 16: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/16.jpg)
Finding a schedule within a frame on N time slots
Time slots
LinecardsN = 7
L1 = 3
L2 = 2
L3 = 2
Constraint 1 : Linecard 1 should send to N different linecards in N slots
![Page 17: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/17.jpg)
Finding a schedule within a frame on N time slots
Time slots
LinecardsN = 7
L1 = 3
L2 = 2
L3 = 2
Constraint 2 : In a particular timeslot, a linecard should be configured to receive only from a particular linecard
![Page 18: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/18.jpg)
Finding a schedule within a frame on N time slots
Time slots
Linecards
Switch configuration at time-slot 1
Constraint 3 : Number of connections between group I to group j in a particular time-slot is Li * Lj / N
A11 = 2
Constraint fails in time-slot 1 : MEM switches used = 3
Constraint satisfied In time-slot 7
![Page 19: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/19.jpg)
L-L -> L-G -> G-G scheduleA
AABB
C
C
L-L schedule L-G schedule
G-G schedule
A A B
B B
A C
![Page 20: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/20.jpg)
Linecard Schedule Algorithm
1. Solving for a valid G-G schedule by satisfying MEMS constraint
2. Given the valid G-G schedule, construct a valid L-G and then a valid L-L schedule
![Page 21: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/21.jpg)
Algorithmic Complexity
Placement of linecards was chosen randomly with maximum of N = 640 linecards , L = 16 linecards per group , G = 40 groups
Conclusion : We need to precompute schedules for effective real-time router reconfiguration
![Page 22: A Load Balanced Switch with an Arbitrary Number of Linecards](https://reader035.vdocuments.us/reader035/viewer/2022062811/56815fdc550346895dcee36a/html5/thumbnails/22.jpg)
Conclusion
Introduced the hybrid electro-optical architecture.
Showed that it needs at most L+G-1 MEMS.
Found an algorithm to get a linecard schedule satisfying all the constraints.