A Literaturverzeichnis

[ABB 64]

[Ant 97]

[Bae 84]

[Bel 92]

[Ben 82]

[Bod 90]

[BoH 80]

[Bra 91]

[Bra 93]

[CaP 78]

[Cha 00]

[Coh 81]

[CuW76]

/DeB 90]

/DEC 92]

/Den 74]

Amdahl G., G.Blaauw and F.Brooks, Architecture of the IBM Sys­tem/360, IBM J. of Research and Development, April 1964

Antonakos, J. L., The Pentium Microprocessor, Upper Saddle River, NJ, Prentice Hall, 1997

Baer,J.-L., Computer Architecture, IEEE Computer, October 1984

Bell, G., Ultracomputers: A Teraflop Before Its Time, Comm., ACM, August 1992

Ben-An, M., Principles of Concurrent Programming, Prentice Hall International, Englewood Cliffs NJ, 1982

Bode, A. (Ed), RISC-Architekturen, 2. Auflage, BI Wissenschaftsver­lag, 1990

Bode, A., Handler, W., Rechnerarchitektur, Grundlagen und Verfah­ren, Springer Verlag, 1980

Braunl, T., Designing massively parallel algorithms with parallaxis, Proceedings of the 15th Annual International Computer Software & Applications COMPSAC, September 1991

Braunl, T., Parallel Programming An Introduction, Prentice Hall Inter­national, 1993

Case, R., A. Padges, Architecture of the IBM System/370, Comm.ACM,Januar 1978

Chasin, A., Predication, Speculation and Modem CPUs, Dr.Dobb's Journa~ May 2000

Cohen, D., On holy wars and a plea for peace, Computer, October 1981

Curnow, H.J., Wichmann, B.A., A Synthetic Benchmark, The Com­puterJournal19, 1, 1976

De Blasi, Mario, Computer Architecture, Addison-Wessley, 1990

Alpha Architecture Handbook, Digital Equipment Corporation, 1992

Dennis, J .B., First Version of a Data Flow Procedure Language. Lec­ture Notes in Computer Science, No.19, Springer-Verlag, 1974

419

[Don 79] Dongarra,]., Brunch et al., Linpack Users Guide. SIAM Philadelphia, PA.,1979

[Don 92] Dongarra, ]., Performance of of Various Computer Using Standard linear Equations Software, Computer Architecture News, V 01.20, No. 3,June 1992

[Dor 92] Doring, A., RISC-Prozessoren: Architektur, Leistungsfahigkeit, Schwachstellen, Diplomarbeit, Fachhochschule Augsburg, 1992

[DuI98] Dulong, C, The lA-64 Architecture at Work, IEEE Computer, Juli 1998

[Erm 85] Ermel, W., Untersuchung zur technischen Realisierbarkeit von Verbin­dungsnetzwerken fUr Multicomputer-Architekturen, Dissertation, Technische Universitat Berlin, FB Informatik, 1985

[Eve 98] Evers, M., et al. ,,An Analysis of Correlation and Predictability: What Makes Two-Level Branch Predictors Work", Proceedings, 25th Annual International Symposium on Microarchitecture, July 1998

[Fis 84] Fisher, J .A., The VLIW Machine, A Multiprocessor for Compiling Scientific Code, COMPUTER 17,7, July 1984

[Fly 66] Flynn, M., Very High Speed Computing Systems, Proceedings of the IEEE, vol.54, 1966

[FMM 87] Flynn, Mitchell, Molder, IEEE Computer, 9, 1987

[GAB 88] Gamer, R., A. Agarwal, F. Briggs, E. Brown, D. Hough, B. Joy, S. Kleimann, S. Munchnik, M. Namjoo, D. Patterson,]. Pendleton and R. Tuck, Scalable processor architecture (SPARC) , COMPCON, IEEE (March), San Francisco, 1988

[Gei 90] Geiger, R.L. et al., VLSI Design Techniques for Analog and Digital Circuits, McGraw-Hill, 1990

[Gen 92] Gentzsch, W., Methoden zur Leistungsmessung von Supercomputern, Informationstechnik it., 1/92

[Gil 93] Giloi, W.K., Rechnerarchitektur, Springer Verlag, 1993

[Han 98] Handy, J., The Cache Memory Book, Orlando, FL, Academic Press, 1998

[HaR 99] Harder, T., Rahm, E., Datenbanksysteme-Konzepte und Techniken der Implementierung, Springer-Verlag, 1999

[HdG 89] Hwang, K., DeGroot, D., Parallel Processing for Supercomputers & Artifical Intelligence, McGraw-Hill, New York, 1989

420

[HeP 96]

[Hil85]

[Bin 01]

[HKS 02]

[HoJ 88]

[Hue 00]

[IBM 90]

[IBM 97]

[lnt 90]

[lot 00]

[Kat 97]

[KKL80]

[Kog 81]

[Kop 87]

[Koh 89]

[KSR01]

[KuL 78]

[KuR02]

[Lai 92]

Hennessy, John L., Patterson David A., Computer Architecture, Mor­gan Kaufmann Publishers, 1996

Hillis, W.D., The Connection Machine, MIT Press, 1985

Hinton, G., et al., The lMicroarchitecture of the Pentium 4 Processor, Intel Technology Journal, Ql 2001

Herrmann, P., Kebschull, U., Spruth, W.G., z/OS und OS/390, 01-denbourg-Verlag, 2002

Hockney, RW., Jesshope, C.R, Parallel Computers (1st edition 1981, 2nd edition 1988), Adam Hilger, Bristol and Philadelphia, 1988

Huck, J., et al., Introducing the IA-64 Architecture, IEEE lMicro, Sept./Okt.2000

IBM RISC System/6000 Technology, 1st edition, IBM, 1990

IBM Systems Journal, Vol. 36, No.2, 1997

i486 lMicroprocessor Hardware Reference Manual, Intel Corp., 1990

Intel Corp. Intel IA-64 Architecture Software Developer's Manual, Vol. 1, Document 245317-245320, Aurora, CO, 2000

Katayama, Y., Trends in Semiconductor Memories, IEEE lMicro, Nov./Dez.1997

Kuck, D., Kuhn, R, Leasure, B., Wolfe, K, The structure of an ad­vanced vektorizer for pipelined processors, Proceedings of the 4th In­ternational Computer Software and Applications Conference, COMP­SAC 80, Chicago IL, October 1980

Kogge, P.M., The Architecture of Pipelined Computers, McGraw-Hill, New York, 1981

Koopman, P., lMicrocoded Versus Hard-wed Control, BYTE, 1987

Kohn, L., Architecture of the Intel i860TM 64-bit lMicroprocessor, Proc. Spring Compcon, March 1989

Kathail, B., Schlansker, M, Rau, B., Compiling for EPIC Architectures, Proceedings of the IEEE, Nov. 2001

Kung, H.T., Leiserson, C.E., Systolic Arrays (for VLSI). Spare Matrix. Proc., Duff et al. (Eds.) SoCiety of Indust. and Appl. Math., Philadel­phia, P A., 1978

Kurose,j.F., Ross, KW., Computemetze, Pearson Studium, 2002

Laird, M., A Comparison of Three Current Superscalar Designs, Com­puter Architecture News, vol.20, No.3, June 1992

421

[Lee 89]

[LeS 84]

[Lew 99]

[Lil 88]

[Lin 82]

[Lip 68]

[Mar 01]

[Mit 97]

[Miis 94]

[Mot 90]

[OHE 98]

[OrS 98]

[peS 85]

[Ram 92]

[Rus 78]

[SBN 84]

[SCA 97]

422

Lee, R., PRECISION architecture, Computer,Januar 1989

Lee, J.K, Smith, A., Branch Prediction Strategies, IEEE Computer 17(1),1984

Lewis, T., Mainframes Are Dead, Long Live Mainframes, IEEE Com­puter, August 1999

Lilja, D.]., Reducing the Branch Penalty in Piplined Processors. IEEE Computer, July 1988

Lincoln, N.R., Technology and design trade offs in the creation of a modern supercomputer, IEEE Trans. On Computers, May 1982

Liptay, J.S., Structural aspects of the System/360 Modell 85, part II: The Cache, IBM Systems J., 1968

Martin, e., Rechnerarchitekturen, Fachbuchverlag Leipzig, 2001

Mitchell, J. L., MPEG video compression standard, Chapman & Hall, 1997

Miischenborn, H.-J., OS/2 System und Netwerkprogrammierung, tewi-Verlag, Miinchen, 1994

Anonymous, MC88110 32-Bit Microprocessor, Preliminary Functional Specification, Motorola Inc., 1990

Orfali, R., Harkey, D., Edwards, J., Instant CORBA, Addison Wesley Longman, 1998

Orzessek, M., Sommer, P., Integrating Digital Video into Broadband Networks, Prentice Hall, 1998

Peterson, J., Silberschatz, A., Operating System Concepts, Second Edition, Addison-Wesley, Reading MA, 1985

Ramacher, U., SYNAPSE - A Neurocomputer That Synthesizes Neu­ral Algorithms on a Parallel Systolic Engine. Journ. Of Parallel and Distributed Computing, 1992

Russell, R.M., The Cray-l computer system, Comm. of the ACM, January 1978

Siewiorek, D.P., Bell, e.G., Newell, A., Computer Structures: Princi­ples and Examples, International Student Edition 2nd Printing, McGraw-Hill, 1984

Sprangle, E., Chappell, R. S., Alsup, M., Patt, Y. N., The Agree Predic­tor: A Mechanism for Reducing Negative Branch History Interference, Proc. 24th Ann. Int'l. Symp. on Computer Arch., ACM, 1997

[Sch 93]

[Ser 86]

[ShA 00]

[SHL97]

[Sit 93]

[SiW92]

[Sla 96]

[SPE 92]

[SpG 93]

[Spr 77]

[Spr 89]

[Sta 02]

[Ste 93]

[Str 78]

[faG 01]

[fan 92]

[fd 99]

[Tho 64]

Schnurer, G., Die fiinfte Generation: Pentiurn-Technik Un Detail, C't, Heft 4, 1993

Serlin, 0., MIPS, Dhrystones and Other Tales, Datamation, Juni 1986

Sharangpani, H., and Arona, K, Itaniurn Processor Microarchitecture, IEEE Micro, September/October 2000

Stentstrom P., Hagersten, E., Lilja, D. J., Martonosi, M., Venugopal, M., Trends in Shared Memory Multiprocessing, IEEE Computer, Dez. 1997

Sites, R.L., Alpha AXP Architecture. Comm. ACM, Februar, 1993

Simmons, M.L., Wasserman, H.J. et al., A Performance Comparison of Four Supercomputers, Comm. ACM, August 1992

Slater, Michael, The Microprocessor Today, IEEE Micro, December 1996

SPEC Newsletter, Issue 2. Standart Performance Evaluation Corpora­tion, 1992

Spertus, E., Goldstein, S.c. et al., Evalution of Mechanisms for Fine­Grained Parallel Programs in the J-Machine and the CM-5, Proc. of 20th Annual Int. Symp. on Compo Architecture, Compo Arch. News, vo1.21, no.2, May 1993

Spruth, W.G., Interaktive Systeme, Science Research Associates GmbH,1977

Spruth, W.G., The Design of a Microprocessor, Springer, 1989

Stallings, W., Computer Organization & Architecture, Prentice Hall, 2002

Steinmetz, R., Multimedia-Technologie, Springer-Verlag, 1993

Strecker, W.D., VAX-ll/780: A virtual adress extension to the DEC PDP-ll family, AFIPS NCC47, 1978

Tanenbaum, A. S., Goodman, J., Computerarchitektur, Pearson Studi­urn,2001

Tanenbaum, Andrew S., Computer Netzwerke, Wolfram's Fachverlag, 1992

Technical Brief: TMS320C6000, Texas Instruments, SPRU197D, Feb­ruary 1999

Thornton, J .E., Parallel operation in Control Data 6600, proc. AFIPS Fall Joint Computer Conf. 26, 1964

423

[foc 95] Tocci, Ronald J., Digital Systems Principles and Applications, 6th ed., Prentice Hall, 1995

[fri 98] Triebel, W. A., The 80386, 80486, and Pentium Processor, Upper Sad­dle River, NJ, Prentice Hall, 1998

[fri 01] Triebel, W., ltanium Architecture for Software Developers, Intel Press, 2001

[Wak 94] Wakerly, John F., Digital Design Principles and Practices, 2ed ed., Prentice Hall, 1994

[Wei 84] Weicker R.P., Dhryston: A Synthetic Systems Programming Bench­mark, Corom. ACM., Oktober 1984

[Wey 92] Weyrich, c., Mikroelektronik, Optoelektronik - Stand und Perspekti­ven, Informationstechnik it, 4/92

[Wie 92] Wieder A. W., Systems on Chip: Die Herausforderung der nachsten 20 Jahre, Informationstechnik it, 4/92

[Wil51] Wilkes, M.V., The Best Way to Design an Automatic Calculating Ma­chine, Manchester University Compo Inaugural Conf., Ferranti Ltd., London 1951

[Wop 93] Wopperer, B., Der Pentium-Prozessor. Sonderdruck, Design und E­lektronik, 1993

[WWW 93] Wiesbock, J., Wopperer, B., Wurthmann, G., Pentium Prozessor, Markt und Technik, 1993

[Yeh 91] Yeh, T., Patt, Y., Two-Level Adaptive Training Branch Prediction, Proceedings, 24th Annual International Symposium on Microarchitec­ture, 1991

[Yu 96] Yu, Albert, The future of Microprocessors, IEEE Micro, Dezember 1996

[Zac 99] Zack, W. H., Windows 2000 and Mainframe Integration, Mac Millan Technical Publishing, 1999

424

/

/360,/370,/390·9

1

1 GBit-Chip . 156

2

256 MBit-Chip . 156

6

64 MBit-Chip· 155

6502·8

650-Trornmelrechner·59

6800·8

8

801-Mikroprozessor·236

80286·8

8080·8

9

90/10-Faustregel· 118

A

Abakus·l

Abstrakte Syntax-Notation (ASN.l) . 70

AdreBrechnung . 75, 97

AdreBumsetzpuffer . 121

AdreBumsetzung . 62

Akkumulator (Akku) . 38

Ailokierung, dynamische . 82

Ailokierung, statische . 81

Alpha-Architektur·8

Alpha-Partikel· 160

AltiVec· 312,365

ALU·38

Amdahl· 4, 118

Anderungs-Bit· 89

Architektur der Uhr . 5

Auf trag Gob) . 83

B

Babbage·3

BASIC· 7

Befehlssatz-Architekturen· 65

Benchmark· 257

Betriebslast . 256

Big Endian . 69

Bipolar-Technologie·33

425

Blaauw· 4

BLAS - Basic Linear Algebra Subprograms· 259

Blasenspeicher· 175

BRANCH-Befehl . 72

Brooks·4

Burroughs· 8

Burroughs-Arcbitektur·254

Burst Modus· 394

Byte Ordering· 68

c Cache flush· 206

Cache Kohiirenz . 199

Cache Miss . 187

Cache, direct mapped· 189

Cache, L1 & L2 . 178

Cache, L3 . 204

Cache, look aside cache· 201

Cache, look through cache· 201

Cache, set-assoziativ . 189

Cache, vollassoziativ . 189

Cache-Directory· 189

Cache-Line· 189

CAS - Column Adress Strobe· 169

CD-ROM· 386

Check-Bit· 161

CISC·235

CMOS· 32

Code Segment Se1ektor· 370

426

Code-Segmente·76

Context Switch· 72

CORBA·406

core image Format· 81

cpr· 18,251

CPU-Bus ·11

Cray·8

Cycle Steeling· 394

D

data-output buffer· 170

D-FlipFlop . 41

Dhrystone-Benchmark . 258

Direct Memory Access· 383

DMA·l44

Doppe1wort . 63

Drei-AdreB-Maschine· 73

Dual-in-line . 25

Dual-Precision-Linpack· 259

E

E/ A-Leistung . 255

ECL - Emitter Coupled Logic· 183

ECL-Schaltkreis . 32

EDO - Extended Data Out· 173

Ein-/ Ausgabe-Leistung· 13,255

Ein-/ Ausgabe-Prozessor . 383

Ein-AdreB-Maschine·73

Einer-Komplement· 67

EPROM· 10

ESCON· 406

F

Fast Page Mode '171

Festkopfspeicher . 175

FIFO-Prinzip' 256

Flip-Chip' 25

Flynn· 253

G

Gallium-Arsenid-Technologie' 33

H

Halbwort . 63

Hammer' 341

Hamming-Abstand'162

Hamming-Code' 163

Hash Anchor Index' 113

Hauptspeicher-Effizienz . 252

holographischer Speicher· 388

HyperTransport· 342

I

IA-64 . 8, 76, 311, 313

1-Bandbreite . 254

IBM· 3

ltanium . 8, 76, 311, 338, 395

]

Java Enterprise Beans' 406

K

Kanrue' 249

L

least significant bit· 66

Leitwerk . 48

Linpack-Benchmark· 259

Little Endian . 69

Lochkarte . 3

Lokalimt, raumliche . 119

Lokalitat, zeitliche . 119

M

Magneto-Optic-Technology· 387

Maskieren . 381

Mehrzweckregister· 24

memory compaction· 90

Memory Interleave' 235

Metal-Gate-Transistor' 176

MFLOPS - Million FLOating point operations Per Second' 259

Mikroarchitektur . 8

427

Mikrocode . 55

Mikroprogramm . 56,212, 377

Mikroprogrammierung . 209

MIMD-Parallelrechner' 396

Miniarchitekturen . 8

MIPS . 63, 106, 128, 254, 270, 289, 343

MIPS64·343

Mitchel· 253

Molder· 253

MOS-FET ·19

most significant bit· 66

MPC 7400/7500' 34,312

MPEG-1, -2·419

Multiplexer· 45

MWIPS - Mega Whetstone Instructions Per Second· 257

N

Nepperche'schen Stabe' 3

Nibble Mode' 172

o ODER-Schalter·20

OEMI·390

p

Packaging· 25

428

PAL-Code' 219

Parallel Sysplex . 406

Parallelrechner . 18

Parallelrechner, enggekoppelte . 199

Paritatscheck· 161

partially good chips . 174

PDP/ll ·8

Pentium 4 . 305

Pentium II/III' 289, 395

Phase-Change-Technology' 387

pin-through-hole· 26

Platten speicher . 383

Power 4 . 346

Prasenz-Bit . 128

Process' 83

Programm Status Wort· 369

Programmable Interrupt Controller' 378

Programmausfiihrungszeit . 249

programmierten Ein-/ Ausgabe . 393

ProzeE·83

Push, Pop' Siehe Stapel

Q Quadwort . 63

R

Rahmen' 63

RAM· 10

RAMP-C-Benchmark·259

RAS - Row Adress Strobe' 169

Rechenanlagen, (a)synchrone' 235

Rechnerarchitektur . 4

Redundanz-Bit'162

reentrant (pure) . 144

Registerarchitektur· 61

Register-Windows' 238, 241, 242, 244

RESET· 58

RICC' 236

Riese, Adam' 2

RISC' 72

RISC l-Mikroprozessor' 239

ROM· 10

Round-Robin-Algorithmus' 85

RS/6000' 13, 113, 149, 153,203,208, 279

s S 11 Mikroprozessor . 8

S/370-Architektur· 56

SBus·ll

Schickard, Wilhelm· 2

Scrubbing· 168

SCSI· 390

Segmentierungs-Register· 76

Seiten' 94

Seitentafel· 95

Seitentafelregister· 105

sense amplifier 110 gate' 170

Sequenz-Controller· 182

Sign Extension' 68

Silicon-Gate-Transistor' 176

SIMD - Single Instruction Multiple Data' 259

SIMD-Parallelrechner . 396

SMP . Siehe Symmetric Multi Processor

snooping· 200

SOI-Technologie· 34,312

Solder Ball Connect· 27

Spaltenadresse' 169

SPARC' 345

Sparcstation . 11

SPEC - System Performance Evaluation Cooperative' 259

SPEC89·260

SPEC92·260

SPEC96·260

SPECfp89 . 260

SPECint89 . 260

Speicherdichte . 155

Speicherhierarchie . 178

Speicherzelle . 46

Speicherzelle, dynamische . 159

Speicherzelle, statische . 158

SSE·419

SSE2·420

Stack· 62 Siehe Stapel

Staging-Hardware' 407

Stapel· 370

429

Static-Column Mode· 172

storage gap. 175

Supraleitung . 30

Swing-Architekturen·246

Symmetric Multi Processor· 398

System-Bus· 11

System-Clock-Signal· 49

Systemleistung . 249

T

TagRAM·188

Taktzykluszeit· 18

Task· 83

TCM· 30

Tbread·244

TimeSharing· 84

TLB - Translation Lookaside Buffer· 121

TMS320C62x/C67x·285

Trace Cache· 306

Transparentes DMA . 394

430

u Unterbrechung· 376

unterbrechungsgesteuerte Ein­/ Ausgabe . 393

Unterbrechungsklassen . 379

Unterbrechungs-Routinen . 376

v Vax 11/780·260

w Whetstone-Befehl· 257

Whetstone-Benchmark· 257

x x86-64·340

Xeon·289