27/11/2007dsd,usit,ggsipu1 gate array design use a sea of basic transistors (pmos/nmos) or gates...
TRANSCRIPT
![Page 1: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/1.jpg)
27/11/2007 DSD,USIT,GGSIPU 1
Gate array design
• Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR)
• Can have cells which can provide a universal logic function
• Just need to add signal routing – only a few masksAdvantages:• Reduced design time• Less chance of errors• Reduced production costs• Decrease time to product
![Page 2: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/2.jpg)
27/11/2007 DSD,USIT,GGSIPU 2
www.geocities.com/aps_ipu
![Page 3: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/3.jpg)
27/11/2007 DSD,USIT,GGSIPU 3
Gate Array Design (Cont.)
Disadvantages:
• Very Limited flexibility
• Need moderately high volume product
• Less easily protected IPR
![Page 4: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/4.jpg)
27/11/2007 DSD,USIT,GGSIPU 4
Programmable design
• Use an array of logic cells
• Cells can provide a universal logic function
• Signal routing through switch box approach
• RAM holds routing patterns (re-programmable)
![Page 5: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/5.jpg)
27/11/2007 DSD,USIT,GGSIPU 5
Advantages:• Reduced design time• Easily reworked• Low design costs• Decrease time to productDisadvantages:• Limited flexibility• Low volume production• Less easily protected IPR
![Page 6: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/6.jpg)
27/11/2007 DSD,USIT,GGSIPU 6
Programmable Logic Devices (PLDs)
Programmable logic device, or PLD, is a general name for a digital integrated circuit
• capable of being programmed to provide a variety of different logic functions.
There are four main families of PLDs:- Programmable logic arrays (PLA)- Programmable array logic devices (PAL)- Read-only memories (ROM)- Complex PLDs (FPGAs, RAM)
![Page 7: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/7.jpg)
27/11/2007 DSD,USIT,GGSIPU 7
• Programmable switches allow connections to be made in an array of logic gates. We will look at the operation of each and examples of combinatorial and sequential design with each.
![Page 8: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/8.jpg)
27/11/2007 DSD,USIT,GGSIPU 8
Programmable Logic Devices (PLDs)
What are the advantages of programmable logic devices?
• simple PLDs can realise from 2 to 10 functions of 4 to 16 variables on a
• single integrated circuit• excellent for prototyping designs• it is possible to replace a number of SSI devices
with a single device to• realise logic networks
![Page 9: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/9.jpg)
27/11/2007 DSD,USIT,GGSIPU 9
• single chip required to implement (possibly large) logic designs
• complex PLDs can be used realise complex digital systems– even processors!
• PLDs allow us to simplify designs and reduce development times– hence reduced overheads!
• changes in the design can be easily implemented by reprogramming the device
![Page 10: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/10.jpg)
27/11/2007 DSD,USIT,GGSIPU 10
Programmable Technology
Fusible link devices - e.g. the PROM- Blowing a fuse breaks a link between lines- Once programmable- Very high density possible
Electrical switching elements - e.g. the EPROM, EEPROM• nMOS transistors used to ‘switch’ connections between
lines• Devices can be re-programmed• Relatively high density• How do we program PLDs?
![Page 11: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/11.jpg)
27/11/2007 DSD,USIT,GGSIPU 11
Structure of PAL
![Page 12: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/12.jpg)
27/11/2007 DSD,USIT,GGSIPU 12
Layout of a part of a Programmable Logic Cell
![Page 13: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/13.jpg)
27/11/2007 DSD,USIT,GGSIPU 13
Structure of a FPGA
![Page 14: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/14.jpg)
27/11/2007 DSD,USIT,GGSIPU 14
Configuration of Memory Cell
![Page 15: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/15.jpg)
27/11/2007 DSD,USIT,GGSIPU 15
Configuration of Xilinx 300
![Page 16: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/16.jpg)
27/11/2007 DSD,USIT,GGSIPU 16
Programmable I/O
![Page 17: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/17.jpg)
27/11/2007 DSD,USIT,GGSIPU 17
General Purpose Interconnect
![Page 18: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/18.jpg)
27/11/2007 DSD,USIT,GGSIPU 18
Direct Interconnect
![Page 19: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/19.jpg)
27/11/2007 DSD,USIT,GGSIPU 19
Vertical and Horizontal long line
![Page 20: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/20.jpg)
27/11/2007 DSD,USIT,GGSIPU 20
EPROM Programmable Switches
![Page 21: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/21.jpg)
27/11/2007 DSD,USIT,GGSIPU 21
Actel antifuse structure
![Page 22: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/22.jpg)
27/11/2007 DSD,USIT,GGSIPU 22
Altera 700 Logic Array Blocks
![Page 23: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/23.jpg)
27/11/2007 DSD,USIT,GGSIPU 23
Xilinx 7000 CLB
![Page 24: 27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal](https://reader035.vdocuments.us/reader035/viewer/2022062619/5519b84f5503467a578b48ad/html5/thumbnails/24.jpg)
27/11/2007 DSD,USIT,GGSIPU 24
References1. S. Brown, R. Francis, J. Rose, Z. Vranesic, Field-
Programmable Gate Arrays, Kluwer Academic Publishers, May 1992.
2. S. Trimberger, Ed., Field-Programmable Gate Array Technology, Kluwer Academic Publishers, 1994.
3. J. Rose, A. El Gamal, A. Sangiovanni-Vincentelli, “Architecture of Field- Programmable Gate Arrays,” in Proceedings of the IEEE, Vol. 81, No. 7, July 1993, pp. 1013-1029.
4. J. Oldfield, R. Dorf, Field Programmable Gate Arrays, John Wiley & Sons, New York, 1995.
5. C.H.Roth, DSD with VHDL, Thomson Learning