250 mhz cmos rail-to-rail io opamp - mixedsignal · pdf file250 mhz cmos rail -to-rail io...
TRANSCRIPT
![Page 1: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/1.jpg)
250 MHz CMOS Rail-to-Rail IO OpAmp: Structural Design Approach
Vadim Ivanov Shilong Zhang
Texas Instruments Inc.- Tucson(former Burr-Brown Inc.)
![Page 2: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/2.jpg)
Overview
?Basics of the structural design approach?Amplifiers for the local feedback loops?OpAmp structure: 2 stages is a limit?Constant-gm rail-rail input stage?Gain boost ?Slew rate boost ?Overload recovery enhancement?Conclusion
![Page 3: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/3.jpg)
Basics of the structural design approach? Every important parameter in a system should be controlled
by dedicated feedback loop? Overall system frequency stability is accomplished by
stability of the each and every local loop? Stability in these local loops achieved by use of the single-
stage amplifiers without dedicated compensation components
? Main tool for the system analysis is a graphic presentation with signal flow graphs; limited use of equations
? Circuit synthesis accomplished by the generation of the set of signal flow graph implementations followed by SPICE simulations and circuit selection based on parameters of secondary importance
![Page 4: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/4.jpg)
Single stage amplifiers for internal feedback loops
![Page 5: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/5.jpg)
OpAmp structure? Every gain stage decreases OpAmp possibly achievable (for
given current budget) speed at least 3 times? At least 2 common-source gain stages in rail-to-rail IO
OpAmp:High-impedance rail-to-rail input: first gain stageRail-to-rail output: second gain stage
? NMOS/PMOS input stage with gm stabilization in switching point
? Folded cascode circuit for r-r input with quasi-floating current source
? Gain boost is necessary to get >70 dB open-loop gain? Slew rate boost improves slew rate in ~ 5 times? Overload recovery improvement circuit eliminates out-of-
saturation delays
![Page 6: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/6.jpg)
OpAmp simplified circuit diagram
![Page 7: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/7.jpg)
Rail-to-rail input stage with gm stabilization
If input transistors are
In strong inversion
![Page 8: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/8.jpg)
Rail-to-rail input stage with gm stabilization
Adding sensors of the PMOS dif. pair current (M7/M8) and NMOS pair tail current (M9)
![Page 9: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/9.jpg)
Rail-to-rail input stage with gm stabilization
Adding minimum-selector translinear circuit (M11-M13) and decreasing of the NMOS pair tail current at switching point
![Page 10: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/10.jpg)
Rail-to-rail input stage with gm stabilization
gm variation is less than 5% vs. process and temperatureUS pat. application 09/756,259
![Page 11: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/11.jpg)
Folded cascode and quasi-floated current source
a) b) c) d)
US pat. 6,150,883
![Page 12: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/12.jpg)
Folded cascode with gain boost
Boost of the drain resistance of the folded cascode transistors improves overall gain from 70-80 dB to 100-120 dB without settling problems typical for parallel channel gain enhancement circuits
2-stage OpAmp open-loop gain: A = g1R(gp||gn)g2RL
![Page 13: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/13.jpg)
Slew rate boostProcessing of the “natural” signals (audio, DSL):- close tracking of the signal- low distortions- exponential settling
Input stage with stable vs. input error gm and no limit of the differential output current (various class AB input stages)
“Slew rate” hard to define (it is proportional to the input error)
Processing of the “artificial” signals (video, DAC buffer, some ADC buffers):- fixed-time output settling regardless of input change- small final error is more important than distortions
Non-linear input stage gm (increasing with input error until reaching of the limit)).
Step response can be separated on slewing (fixed rate) and exponential settling parts
![Page 14: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/14.jpg)
Slew rate boost
Step response vs. OFF delay of the slew boost circuitOFF delay and current limit are critical for stability
Practical limit for the nonlinear slew rate enhancement – 5-7 times
![Page 15: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/15.jpg)
Slew rate boost
Feedback loops provide current limit as well as small OFF delay
US pat. 6,359,512
![Page 16: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/16.jpg)
Slew rate boost
![Page 17: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/17.jpg)
Overload recovery improvement
US pat. 6,317,000
![Page 18: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/18.jpg)
Results
3 uA100/30 ns
Iq in shutdownON/OFF time
5 mAIq from 2.5-5.5 V supply
-81 dBc-93 dBc
Harmonic distortions 1 MHz, 2-nd2V p-p 3-d
360 V/usSlew rate0.02%/0.05oDifferential gain/phase error, NTSC >100 dbOpen-loop gain, 150 Ohm load75 MHzBandwidth for 0.1 dB gain flatness250/450 MHzUnity-gain bandwidth
2 modifications in production: single-supply input, optimized for G=1 and rail-to-rail input, G=2
![Page 19: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/19.jpg)
![Page 20: 250 MHz CMOS Rail-to-Rail IO OpAmp - MiXeDsIgNaL · PDF file250 MHz CMOS Rail -to-Rail IO OpAmp: ... At least 2 common-source gain stages in rail-to-rail IO ... Folded cascode circuit](https://reader034.vdocuments.us/reader034/viewer/2022050804/5a8b9d627f8b9a7f398c4465/html5/thumbnails/20.jpg)
Conclusion
? Structural design approach is a powerful circuit-synthesis tool bringing new and often superior circuit decisions even in well-explored areas like OpAmp design
? It provides means to manage interaction and stability in increasingly complex circuits with multiple feedback loops
? CMOS OpAmps can be designed to adequately perform in video processing applications – area currently dominated by parts made on costly complimentary bipolar processes