Upload File

2 task 6.1: modeling of ge / ingaas finfets€¦ · 1 2 3 4 5 6 7 8 9 10 11 12 msd annual review...

  • Home
  • Documents
  • 2 Task 6.1: Modeling of Ge / InGaAs FinFETs€¦ · 1 2 3 4 5 6 7 8 9 10 11 12 MSD Annual Review May 1-2, 2012 Task 6.1: Modeling of Ge / InGaAs FinFETs S. Mehrotra, T. Kubis, M
1
www.c2s2.org 1 2 3 4 5 6 8 7 9 10 11 12 MSD Annual Review May 1-2, 2012 Task 6.1: Modeling of Ge / InGaAs FinFETs S. Mehrotra, T. Kubis, M. Povolotskyi, G. Klimeck Dept. of ECE and NCN, Purdue University Mobility ref.: J. Appl. Phys. 109, 033709 (2011)

Upload: others

Post on 27-Sep-2020

0 views

Category:

Documents


0 download

Report

TRANSCRIPT

Page 1: 2 Task 6.1: Modeling of Ge / InGaAs FinFETs€¦ · 1 2 3 4 5 6 7 8 9 10 11 12 MSD Annual Review May 1-2, 2012 Task 6.1: Modeling of Ge / InGaAs FinFETs S. Mehrotra, T. Kubis, M

www.c2s2.org

1 2 3

4 5 6

8 7 9

10 11 12

MSD Annual Review May 1-2, 2012

Task 6.1: Modeling of Ge / InGaAs FinFETs

S. Mehrotra, T. Kubis, M. Povolotskyi, G. Klimeck Dept. of ECE and NCN, Purdue University

Mobility ref.: J. Appl. Phys.

109, 033709 (2011)

Bulk FinFETs: Fundamentals, Modeling, and Application 3... · Bulk FinFETs: Fundamentals, Modeling, and Application. 1 ... Bulk FinFET has a device temperature less by 130 oC than

InGaAs area image sensors - Hamamatsu

98 Technology focus: III-Vs on silicon Looking to the ... · 35nm-wide finFETs were 4.4 and 4.8, respectively. The researchers compared their devices to the InGaAs finFETs of other

Sensitivity Analysis of SOI based FINFETs and Circuit Tuningeda.ee.ucla.edu/.../Winter2012/704025022MukulGupta304046328An… · Sensitivity Analysis of SOI based FINFETs and Circuit

Comparison Study of FinFETs - SOI Versus Bulk

Transition from Planar MOSFETs to FinFETs and its …microlab.berkeley.edu/text/seminars/slides/moroz.pdfTransition from Planar MOSFETs to FinFETs and its Impact on Design and Variability

Formation of Sub-10 nm width InGaAs finFETs of 200 nm Height by Atomic Layer Epitaxy

Silicon Nanowire FinFETs

The Journey to FinFETs - Amazon S3s3.amazonaws.com/sdieee/1846-2015_04_Loke.pdf · The Journey to FinFETs Alvin Loke 30-Apr-2015 Qualcomm Learning Center

Fabrication and Characterization of bulk FinFETs for

P7 On the Design Challenges of Drain Extended FinFETs for ...in4.iue.tuwien.ac.at/pdfs/sispad2017/SISPAD_2017_189-192.pdf · On the Design Challenges of Drain Extended FinFETs for

First Nano-wire FinFETs via UV-based Nanoimprint Lithography

Fabrication and Characterization of bulk FinFETs

FinFETs & SRAM Design - IEEE Silicon Valleyedpsieee.ieeesiliconvalley.org/edp2013/Papers/4-3 FINAL for Raymond... · FinFETs & SRAM Design Raymond Leung VP Engineering, Embedded Memories

Physics-based compact model for ultimate FinFETs - MOS-AKmos-ak.org/paris/papers/P09_Chevillon_MOS-AK_2011.pdf · Physics-based compact model for ultimate FinFETs ... B. Diagne, F

CMOS Scaling Beyond FinFETs: Nanowires and TFETs · • Better electrostatic control • Multiple gates + more channel area • FinFETs, nanowire FET 2 1 I d,sat V g. ... FinFET Si

FinFETs: From Circuit to Architecture

Technology CAD of Nanowire FinFETs › pdfs › 10505 › InTech... · FinFET is a nonplanar device and are inherently three-dimensional (3-D) in nature. Therefore, for FinFETs, any

Designing With FinFETs

Characteristics of InP/InGaAs based Heterojunction Phototransistor for Optoelectronic ...tera.yonsei.ac.kr/publication/pdf/BS_2007_SCHan.pdf · 2012-06-19 · Characteristics of InP/InGaAs

InGaAs linear image sensors

Bulk FinFETs: Design at 14 nm Node and Key Characteristics

HAMMAMATSU INGAAS DETECTORS IR.pdf

Prospects for High-Aspect-Ratio FinFETs in Low-Power Logic€¦ · Prospects for High-Aspect-Ratio FinFETs in Low-Power Logic Mark Rodwell, Doron Elias University of California, Santa

Device Design & Optimization of Nanoscale FinFETs using 3D

InGaAs PIN Photodiode Modules

Asymmetrically Doped FinFETs for Low-Power Robust SRAMsonline.sfsu.edu/mahmoodi/papers/paper_J23.pdfMORADIet al.: ASYMMETRICALLY DOPED FinFETs FOR LOW-POWER ROBUST SRAMs 4243 TABLE

Thermal Analysis of FinFETs and its Application to Gate Sizing

17.6 Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5 ... paper.pdf · Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Alon Vardi1, Lisa Kong1,

Transition from Planar MOSFETs to FinFETs and its … · © Synopsys 2011 1 Transition from Planar MOSFETs to FinFETs and its ... architecture are inferior ... ITRS 2009 Gate pitch

Quantum-size effects in sub 10-nm fin width InGaAs FinFETs · 2016-02-10 · Quantum-size effects in sub-10 nm fin width InGaAs finFETs Alon Vardi, Xin Zhao, and Jesús A. del Alamo

InGaAs SPAD -gated - Micro Photon Devices · The InGaAs Single-Photon Counter is a photon counting module based on an InGaAs/InP Single-Photon Avalanche Diode (SPAD) for the detection

III-V Channel Transistors slides.pdffin inside trench. Top-down InGaAs FinFETs 17 Kim, IEDM 2013 60 nm dry-etched fins ... VLSI 2015 gmnormalized by width of gate periphery • Narrowest

Det01cfc High Speed Detector Ingaas

Characterizing InGaAs quantum dot chains