1 low power techniques in processor design dynamic and static power, processor power distribution,...
TRANSCRIPT
![Page 1: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/1.jpg)
1
Low Power Techniques in Processor Design
Dynamic and static power, processor power distribution, low power techniques in processor design, examples
Credits: Zhichun Zhu Thesis defense, HPCA’01 Low Power Tutorial, WRL Cacti Model
![Page 2: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/2.jpg)
2
Importance of Low-power Designs
Cost factor for high-end systems High-end systems
Cooling and package cost > 40 W: 1 W $1 Air-cooled techniques: reaching limits
Electricity bill Reliability
Desktop PCs consume around 10% power in US
Usability of Portable systems: Battery lifetime
Restriction factor for high-performance server design
Power determines processor density
![Page 3: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/3.jpg)
3
Processor Performance vs. Power Trends
0.1
1
10
100
1000
10000
85 87 89 91 93 95 97 99 01 03
Fre
quen
cy (
MH
z)T
rans
isto
r (M
)P
ower
(W
)
FrequencyTransistorPower
Source: Intel.com
80386
80486
Pentium
Pentium ProPentium II
Pentium III
Pentium 4
![Page 4: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/4.jpg)
4
Dynamic vs. Static PowerDynamic: Charge/discharge
capacitors when switching between 0 and 1
Short-circuit currents on transitions
Static (Leakage) From sub-threshold
currents
![Page 5: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/5.jpg)
5
Sources of Power Consumption
Dynamic (dominant) [Tutorial:HPCA-7]
Static (2~5%) [Butts:MICRO-33]
fAVCPdync 2
2
1
leakdesignstatic IkVNP
C: capacitance, V: supply voltage, A: activity factor, f: clock rateN: # transistors, kdesign: design parameter, Ileak: leakage current
![Page 6: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/6.jpg)
6
Importance of Low-power Architecture Designs
Low power CMOS and logic designs alone can no longer solve all power problems.
dyncdync P.P
ff
CC
VV
41
2
27.0
7.0
fAVCPdync 2
2
1
![Page 7: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/7.jpg)
7
Low-power TechniquesPhysical (CMOS) levelCircuit levelLogic levelArchitectural levelOS levelCompiler levelAlgorithm/application level
![Page 8: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/8.jpg)
8
Power-aware Architecture Designs
Utilize low-power circuit techniquesExploit application characteristicsPlay an important role in low-power designs Pentium III 800 MHz processor
[CoolChip’00] Scaled from Pentium Pro: 90 watts. After architectural design and optimization:
22 watts.
![Page 9: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/9.jpg)
9
Tradeoff between Performance and Power
Objects for general-purpose system Reduce power consumption without
degrading performance
Common solution Access/activate resources only when
necessary
Question When is necessary?
![Page 10: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/10.jpg)
10
Metrics for Power-Performance Efficiency
Performance (CPU time or Delay)
Power consumption (P)Energy consumption (E)
fCPIID
1
DPE
![Page 11: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/11.jpg)
11
Metrics for Power-Performance Efficiency
In most caseslow power consumption low performance
Energy-efficiency metric
)( fPPf )1( fDDf
2PDDEEDP
![Page 12: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/12.jpg)
12
Processor Power Distribution Example (Alpha 21264)
Power Consumption
Clock Issue CachesFP Int MemI/ O Others
Source: CoolChip Tutorial
![Page 13: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/13.jpg)
13
Low Power Processor Design Reduce power consumption of processor core Voltage/frequency scaling: reduce supply voltage
and/or frequency when processor is idle Clock gating: disable clocks to inactive
components Pipeline gating: reduce mis-speculated instruction
execution Pipeline balancing: adjust effective pipeline ways
for available IPC Efficient issue logic: cluster structure, adjust
effective issue queue size, no matching for ready entries, reducing tag matching entries
![Page 14: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/14.jpg)
14
Low Power Memory Design Reduce power consumption of memory components Banked or hierarchical register file Sub-banked cache Sequential access or way prediction
caches Dynamically adjusting cache size Decay cache for reducing static power Low power DRAM with deep sleeping
modes: four modes in Rambus
![Page 15: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/15.jpg)
15
Pipeline GatingMis-speculated instruction increase energy consumption, typically 16%-105% overhead Pipeline gating: stall fetching when confidence is lowPrevent “bad” instructions from entering the pipeline: may reduce 38% of wrong inst
fetch decode issue exe/wbcommit
low confidenceBP counter
incr (when?)
decr> threshold?
stall
Pipeline gating: speculative control for energyreduction, isca 1998
![Page 16: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/16.jpg)
16
Set Associative Cachetag set offset
Mux 4:1=?
To CPU
tag0 data0 tag1 data1 tag2 data2 tag3 data3
Power per access: 4T + 4D
![Page 17: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/17.jpg)
17
Phased N-way Cache tag set offset
Mux 4:1=?
To CPU
tag0 data0 tag1 data1 tag2 data2 tag3 data3
Power per access: 4T + 1DBut access time increases
![Page 18: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/18.jpg)
18
Way-prediction N-way Cache
tag set offset
Mux 4:1 To CPU
tag0 data0 tag1 data1 tag2 data2 tag3 data3
Way-prediction
=?
To CPU
Correct prediction: 1T + 1D
![Page 19: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/19.jpg)
19
Low Power Server DesignLow power considerations in supercomputing Is high-performance processor the best
choice? IBM Blue Gene: 64K nodes with
PowerPC 440 processors designed for low power
Power management for high-performance servers Meet performance with minimal active
nodes
![Page 20: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/20.jpg)
20
Power Evaluation ToolsProcessor Wattch
Analytical SimplePower
Analytical (e.g. cache) Transition-sensitive (e.g. FU)
Cache CACTI
Analytical
![Page 21: 1 Low Power Techniques in Processor Design Dynamic and static power, processor power distribution, low power techniques in processor design, examples Credits:](https://reader031.vdocuments.us/reader031/viewer/2022032204/56649e455503460f94b3a35a/html5/thumbnails/21.jpg)
21
Low Power Technique Summary
Power is critical in processor design: cost and dependabilityPower distributions: clock, issue logic, cache, etc.Architectural approaches scale voltage, frequency, and/or pipeline width
with required performance reduce mis-speculated execution, eliminate
unnecessary cache accesses and data Many others
System approaches: high-performance by low power processors
Now low power is as important as performance