?@ k , ailefjcl= - kekrd.kek.jp/project/soi/documents/091209jstsympo_arai.pdf@jb;8 -* ; @ np< •...
TRANSCRIPT
![Page 1: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/1.jpg)
年 月 日日本科学未来館
新井康夫 チームリーダ
高エネルギー加速器研究機構素粒子原子核研究所
![Page 2: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/2.jpg)
OUTLINE
1. SOI SOI Pixel
2. SOI Pixel Detector
3.
![Page 3: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/3.jpg)
1. SOI SOI Pixel
SOI : Silicon-On-Insulator
SOI Transistor
![Page 4: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/4.jpg)
Pixel (Hybrid Pixel)
•
•
•
• -
![Page 5: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/5.jpg)
• (~10 um)
•
• (intelligent)
• (~frame/100ns)
• (monolithic)
• ( 50um~600um)
Silicon-On-Insulator (SOI) Monolithic Pixel
![Page 6: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/6.jpg)
650 μm
(Bulk Wafer)
SOI Wafer
BOX( )
Top Si (SOI Layer)
20-200 nm 50-400 nm
circuit circuit
Physical Support
Bulk and SOI (Silicon On Insulator) Wafer
![Page 7: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/7.jpg)
•
•
•
SOI Pixel
Monolithic Radiation Sensor•
•S/N
•
•
•
•
![Page 8: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/8.jpg)
Handle Wafer
p+ n+
Handle Wafer
Box (Buried
Oxide)
(200 nm)
SOI (40 nm)
650um
Al
p+ n+
Handle Wafer 50~650um
SOI Pixel Process Flow
![Page 9: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/9.jpg)
OKI 0.2 μm FD-SOI Pixel Process
Process 0.2μm Low-Leakage Fully-Depleted SOI CMOS (OKI)
1 Poly, 4 (5) Metal layers, MIM Capacitor, DMOS option
Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer Diameter: 200 mm ,
Top Si : Cz, ~18 -cm, p-type, ~40 nm thick
Buried Oxide: 200 nm thick
Handle wafer: Cz 700 -cm (n-type), 650 μm thick
Backside Thinned to 260 μm, and sputtered with Al (200 nm).
An example of a
SOI Pixel cross section
![Page 10: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/10.jpg)
1st Al
Metal contact & p+ implant
Copyright 2007 Oki Electric Industry Co.,Ltd
Handle Wafer
![Page 11: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/11.jpg)
SOI Pixel X
150 μm
keV ~20 keV X
![Page 12: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/12.jpg)
SOI Pixel
Photon Counting S/N,
...
1
X
![Page 13: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/13.jpg)
1
216 !)
(~1μs 1000
![Page 14: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/14.jpg)
2. SOI Pixel Detector
![Page 15: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/15.jpg)
KEK SOI Multi Project Wafer (MPW) run
![Page 16: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/16.jpg)
(INTPIX)
20 μm x 20 μm pixel
128 x 128 pixels
5 x 5 mm2
![Page 17: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/17.jpg)
10.4 mm
128 x 128 pixCharge
Amp
Dual
Discri Counter
![Page 18: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/18.jpg)
CNTPIX2 Pixel
60x60 um2
~600 Tr/pix
x 128 x 128
= 10,000,000 Trs
p-n junctions
Analog
16b Counter
9b Register DDL
![Page 19: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/19.jpg)
SOI Pixel Laser Images
0.64 mm
2006
32x32
20082.56 mm
128x128
INTPIX2
![Page 20: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/20.jpg)
X-ray Test Chart20
X-ray Image
Position resolution (pixel size=20μm x 20μm)
12.5 16 20
[lp/mm]
INTPIX2
slit w=25μm
25 μm Slit is well separated.
![Page 21: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/21.jpg)
~8 keV X-tay
![Page 22: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/22.jpg)
Vertical (3D) Integration
ZyCube μ-bump bonding (~5 um pitch)
.
![Page 23: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/23.jpg)
μ-bumps fabrication
Copyright 2009 OKI semiconductor Co. Ltd.
![Page 24: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/24.jpg)
Cross sectional view of detector array
(After stacking)
Bulk-Si
-bump Interlayer(LC)
Interlayer (UC)
BOX (LC)
BOX(UC) SOI(UC)
SOI (LC)
adhesive 5 m
![Page 25: ?@ K , AILEFJCL= - KEKrd.kek.jp/project/soi/documents/091209JSTsympo_arai.pdf@JB;8 -* ; @ NP< • & 'L!#X[UTR K 5(< Handle Wafer p+ n+ Handle Wafer Box (Buried Oxide)](https://reader034.vdocuments.us/reader034/viewer/2022051903/5ff39d680a76a15b7e649161/html5/thumbnails/25.jpg)
• SOI Pixel
•
• SOI
• 3
•